A sparsity-centric hybrid compute-in-memory architecture using probabilistic approximation (PAC) to convert vector operations into scalar computations, halving memory transfers by eliminating LSB transmission. Achieves 14.63 TOPS/W in 65 nm CMOS with 4× lower approximation error than prior methods, maintaining ResNet-18 ImageNet accuracy.