A multicolumn residue accumulation analog compute-in-memory architecture using a time-domain M-input ΣΔ ADC to achieve high-precision analog computation. Residues from multiple columns are accumulated sequentially to boost ADC effective resolution without proportional area cost, enabling energy-efficient on-chip inference for edge AI.