A capacitor-reconfigured compute-in-memory macro achieving 818–4094 TOPS/W for unified acceleration of both CNNs and Transformers. Dynamic capacitor reconfiguration adapts analog compute precision to each layer’s bit-width requirements, enabling the first analog CIM to handle Transformer inference while delivering 10× energy efficiency over prior work in CNN mode at 4094 TOPS/W.